Publication:
Built-in self test idd supply current sensor
Built-in self test idd supply current sensor
dc.contributor.advisor | Ducoudray, Gladys O. | |
dc.contributor.author | Rivera-Rivera, Melissa | |
dc.contributor.college | College of Engineering | en_US |
dc.contributor.committee | Serrano, Guillermo | |
dc.contributor.committee | Cuadros, Carlos | |
dc.contributor.department | Department of Electrical and Computer Engineering | en_US |
dc.contributor.representative | Bollman, Dorothy | |
dc.date.accessioned | 2019-05-15T17:59:31Z | |
dc.date.available | 2019-05-15T17:59:31Z | |
dc.date.issued | 2009 | |
dc.description.abstract | A dynamic current (iDD) sensor supply is presented. The sensor uses the pad inherent resistance (the available between the positive power supply, Vdd, and the mission circuit), which allows current measurements without placing a device between the power supply and the circuit under test (CUT). Characterization of the pad frame, potential integrated measuring solutions by a current to voltage conversion and a preview of its use as a flag for faulty circuits are presented. The proposed circuit is a Built-In Self Test (BIST) capable of using already available integrated structures for measuring current waveforms. Vdd ring characterization yields an equivalent resistance of 225.948 mΩ. Some of the challenges involved in the design of such a sensor are: high-gain, high-bandwidth, low-power, low-noise, linearity and high slew rate. Circuit design and simulations were implemented using Cadence 0.6um CMOS technology and AMI 0.6um fabrication process. | en_US |
dc.description.abstract | Un sensor de corriente dinámico es presentado. Este utiliza la resistencia inherente (estructura entre el contacto de fuente de potencia positiva, Vdd, y el circuito de misión), para realizar medidas de corriente sin la necesidad de colocar un dispositivo entre Vdd y el circuito bajo prueba. Caracterización del marco de contactos, potentes soluciones integradas para medir a través de una conversión de corriente a voltaje y sus usos como una bandera para circuitos con fallas es presentado. El circuito propuesto es un Built-In Self Test (BIST) capaz de usar la estructura disponible para medir las formas de corriente. Caracterización del anillo de Vdd resultó en una resistencia equivalente de 225.948 mΩ. Retos envueltos en el diseño son: alta-ganancia, alto-ancho de banda, baja-potencia, bajo-ruido, linealidad, y alto-slew rate. El diseño del circuito y simulaciones fueron implementados usando Cadence tecnología CMOS 0.6 um y AMI 0.6 um para la fabricación. | en_US |
dc.description.graduationYear | 2009 | en_US |
dc.description.sponsorship | GEM Scholarship for its economic support | en_US |
dc.identifier.uri | https://hdl.handle.net/20.500.11801/2345 | |
dc.language.iso | English | en_US |
dc.rights.holder | (c) 2009 Melissa Rivera-Rivera | en_US |
dc.rights.license | All rights reserved | en_US |
dc.title | Built-in self test idd supply current sensor | en_US |
dc.type | Thesis | en_US |
dspace.entity.type | Publication | |
thesis.degree.discipline | Electrical Engineering | en_US |
thesis.degree.level | M.S. | en_US |
Files
Original bundle
1 - 1 of 1
- Name:
- INEL_RiveraRiveraM_2009.pdf
- Size:
- 4.81 MB
- Format:
- Adobe Portable Document Format
- Description: